Part 1 The Fabrics
Chapter 1 Introduction
1.1 A Historical Pepective
1.2 Issues in Digital Integrated Circuit Design
1.3 Quality Metrics of a Digital Design
1.3.1 Cost of an Integrated Circuit
1.3.2 Functionality and Robustness
1.3.3 Performance
1.3.4 Power and Energy Coumption
1.4 Summary
1.5 To Probe Further
Reference Books
References
Chapter 2 The Manufacturing Process
Design Methodology Iert A IC LAYOUT
Chapter 3 The Devices
Design Methodology Iert B Circuit Simulation
Chapter 4 The Wire
Part 2 A Circuit Pepective
Charter 5 The CMOS Inverter
Chapter 6 Designing Combinational Logic Gates in CMOS
Design Methodology Iert C How to Simulate Complex Logic Circuits
Design Methodology Iert D Layout Techniques for Complex Gates
Chapter 7 Designing Sequential Logic Circuits
Part 3 A System Pepective
Chapter 8 Implementation Strategies for Digital ICS
Design Methodology Iert E Characterizing Logic and Sequential Cells
Design Methodology Iert F Design Synthesis
Chapter 9 Coping with Interconnect
Chapter 10 Timing Issues in Digital Circuits
Design Methodology Iert G Design Verification
Chapter 11 Designing Arithmetic Building Blocks
Chapter 12 Designing Memory and Array Structures
Design Methodology Iert H Validation and Test of Manufactured
Circuits
Problem Solutio
Index
購物車/收銀台(0) | 在線留言板
| 付款方式
| 聯絡我們
| 運費計算
| 幫助中心 |
加入書簽
HOME
新書上架
